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even though the design is formally ECL, the schematic diagram in Fig. 
1 clearly shows double emitter followers in the feedback path. Using 
double emitter followers in a -3.6 V design became possible only due 
to the unusual nature of the dynamic design, where signals generated by 
the upper differential pair (they could be called 'data') are fed back into 
a lower differential pair (where 'clock' is normally applied). 
Conclusion: We have designed and tested a 100 GHz dynamic 
frequency divider in a 207 GHz fT/285 GHz fMAX 0.12 pm SiGe 
bipolar technology. To our knowledge, this is the highest number 
ever reported for any transistor-based divider. We also report a 62 GHz, 
-3.8 V static ECL divider, designed in the same 0.12 pm SiGe bipolar 
technology. Compared to the previous generation 120 GHz 
fT/lOO GHz   MAX 0.18 pm SiGe BiCMOS technology, this device 
shows approximately a 2 x increase in performance. Comparing 
static divider data for both technologies we expect that 0.12 pm SiGe 
static divider performance will benefit significantly from using a 
double emitter follower E'CL circuit topology. 
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Class+ dual-fed distributed amplifier 
K.W. Eccleston 
The single-ended dual-fed distributed amplifier allows efficient 
combining of the output power of several FETs without multi-way 
power combiners. It is shown that this configuration can be operated 
under class-F operating conditions, thereby allowing high efficiencies. 
Introduction: The conventional distributed amplifier offers broad 
bandwidth but has low efficiency since half of the FET output 
power is wasted in an idle termination, and only one of the FETs is 
fully utilised. Further, such amplifiers are normally operated in the 
class-A mode which has an inherently low efficiency. The 
single-ended dual-fed distributed amplifier (SE-DFDA) [I] allows 
all the FET output power to be utilised. The work of Moazzam and 
Aitchison [ 13 only considered single-FET SE-DFDAs. The SE-DFDA 
concept can be extended to N FETs, and if the FETs are spaced 180", 
all FETs have identical loadlines, which can be chosen optimally [2]. 
The SE-DFDA therefore allows efficient power combining of FET 
output power without using bulky multi-way power combiners [2]. In 
the previous work on the power SE-DFDA, class-A [2] and class-B [3] 
operation was demonstrated. A class-F amplifier [4] can offer both 
high output power and high efficiency (up to 100% for ideal 
transistors). To date, the developments reported in the literature 
pertaining to class-F amplifiers have essentially only considered 
single transistor amplifiers. In this Letter we propose a class-F 
single-ended dual-fed distributed amplifier (SE-DFDA) configuration 
that combines several FETs. This proposal therefore partners the 
SE-DFDA power combining approach with the high efficiency of 
class-F- operation. 
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Fig. 1 Circuit diagram of 3-FET class-F single-ended dual-fed distributed 
amplifier (electrical lengths specijed at fundamental frequency) 
Class-F dual-fed distributed amplijier: In class-F operation, the input 
drive is established so that the drain current is a half-sinusoid wave- 
form similar to that in class-B operation, and the drain voltage is a 
square waveform. High efficiency results as the drain voltage is low 
when the drain is conducting and vice-versa. To achieve a square 
drain voltage waveform, the load presented to the drain is resistive for 
the fundamental, short-circuit for the even harmonics and open-circuit 
for the odd harmonics. This can be achieved by coupling a parallel 
resonant load to the FET drain with a quarter-wave transformer. The 
resonator also suppresses harmonics at the output. For a square 
waveform to exist, odd harmonics must be present in the drain current 
and is achieved by appropriate choice of the FET gate bias voltage 
and input power so that the drain current waveform is not a pure 
half-sinusoid [4]. 
Fig. 1 shows the circuit topology of the proposed class-F single- 
ended dual-fed distributed amplifier and is based on the single-ended 
dual-fed distributed amplifier [2, 31. Critical impedances and electrical 
lengths are indicated in Fig. 1. The dual-feeding of both the gate and 
drain lines is achieved by the short circuit terminations at the ends of 
the gate and drain lines farthest from the input and output ports, 
respectively. These short-circuit terminations allow DC bias voltages 
to be fed to the FETs and short-circuit the FET drains at even 
harmonics. The load for the SE-DFDA drain line consists of a 
quarter-wave transformer that is terminated by the external resistive 
load (Z,) and a series of stubs, where 2, is typically 50 R. The open- 
circuit stubs short-circuit the load at the third and fifth harmonics and 
the adjacent short-circuit stubs parallel resonate the open-circuit stubs at 
the fundamental frequency. Therefore, the quarter-wave transformer is 
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terminated with Z, at the fundamental, and short-circuited at the third 
and fifth harmonics. More stub resonators can be added to handle 
higher-order odd harmonics but the FET typically suppresses these. 
For maximum output power and efficiency, we establish drain current 
and voltage waveforms so that the FET saturation region is fully utilised 
and means that the drain current varies between 0 and Imax, and the 
drain voltage varies between Vh,, and Vh,. Zh,, V h , ,  and Vm, 
are defined by the FET saturation region and maximum allowable limits 
(and perhaps the power supply). The drain DC bias is therefore 
(Vh,,+ Vhax)/2. Fourier series analysis of the drain current and 
voltage waveforms for class-F operation indicates that the amplitudes of 
the fundamental components of drain voltage and current are 
2(Vm, - Vom,,,)/n and Iomax/2, respectively, and hence the optimum 
fundamental load resistance for a FET is equal to 4(Vhax - VD. 
mln,/cn~~m,). The quarter-wave transformer characteristic impedance 
(ZoDr) is chosen so that the resistive termination presented to the drain 
line is equal to the Characteristic impedance of the drain line (ZoD), and 
hence Z,,r is l/cZo&). By considering both forward and reverse 
travelling waves on the drain line, it can be shown that the resistive load 
- - - poweraddedefficiency 
and current waveforms are consistent with the waveforms assumed in the 
design calculations, and the FET load lines are identical. Under this 
condition, the simulations reveal that the output power is 21.5 dBm and 
the drain DC efficiency is 69%. The output spectrum shows that the 
harmonics are suppressed by the output stub resonators. The simulation 
results are therefore consistent with theoretical expectations. 
Conclusion: We have demonstrated the viability of a class-F single- 
ended dual-fed distributed amplifier. The single-ended dual-fed 
distributed amplifier configuration allows the output powers of several 
FETs to be combined without multi-way power combiners and 
dividers. Class-F operation offers both maximum output power from 
the FETs as well as high efficiency. Combining two class-F SE- 
DFDAs with hybrids, to form a balanced amplifier, will result in good 
port match. Artificial transmissiQn lines or photonic-bandgap 
structures can be used to reduce the physical lengths of the transmis- 
sions lines used in this amplifier 
that each FET sees at the fundamental is NZ,D where N is the number of 
FETs [2]. Thus the optimum value of drain line characteristic impe- 
dance is: 
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Design and simulation: To demonstrate the proposed amplifier and 
design method, a 2-FET class-F SE-DFDA was designed for operation 
at 1.8 GHz. The FET considered was a Fujitsu FLK012XP GaAs FET 
chip. Based on the FET i / v  characteristics and recommended safety 
limits, VD,,,, VDma, and ZD,,, are 1 V, 10 V and 60 mA, respectively. 
Using (l), the optimum drain line characteristic impedance is 95 R, 
and hence for a 50 R load, Z,,, is 69 R. The optimum drain bias 
voltage is 5.5 Vand the gate bias voltage was set to -1.7 V so that the 
drain current waveform is essentially a half-sinusoid with some odd 
harmonic content. The gate line characteristic impedance (&) was 
30 R so that the effects of FET input loading are minimal at 1.8 GHz 
and yet the gate line width is reasonable. The input quarter-wave 
transformer characteristic impedance ( Z o ~ T )  was 39 R to couple the 
SO R generator to the gate line. 
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Under the condition of an input excitation to fully utilise the FETs 
according to the above mentioned limits, and the amplitudes of the 
fundamental components of drain voltage and current are 5.73 V and 
0.03 mA, and the DC drain current is 19 mA. Therefore the output 
power and drain DC efficiency under this condition are 22.4 dBm and 
82%, respectively. 
A harmonic balance simulation (with eight harmonics) was 
performed, with the FETs represented by a Statz-Ratheon large-signal 
model. Fig. 2 shows the simulated large-signal transfer function, power 
gain and power added efficiency at 1.8 GHz. With an input frequency and 
power of 1.8 GHz and 0 dBm, respectively, the simulated drain voltage 
Analysis of scaling soft information on low 
density parity check code 
Jun Heo 
Density evolution is used to analyse the scaling of soft information in 
the iterative decoding of low density parity check codes. Based on the 
min-sum algorithm and Gaussian approximation, the thresholds are 
evaluated with various scaling factors. The optimal scaling factor is 
found by density evolution and the expected scaling gain matches well 
with the achievable scaling gain from simulation results. 
Introduction: Recently developed density evolution has achieved the 
analytic capacity of low density parity check (LDPC) codes. In [l], 
the density evolution technique was recursively used to track the 
density of extrinsic message between the variable nodes and check 
nodes of LDPC codes. A simplified version of density evolution was 
introduced with a Gaussian approximation in [2]. The Gaussian 
approximation was based on the fact that the extrinsic information 
can be well approximated as a Gaussian random variable as the 
number of iterations increases. While [ I ]  and [2] were based on the 
sum-product algorithm, the density evolution technique based on 
the min-sum algorithm was derived in [3, 41. 
In the literature, it was experimentally shown that the scaling of soft 
information results in better performance, which was viewed as either 
slowing down the convergence of iterative decoding or reducing the 
overestimation error when the sum-product algorithm is replaced with 
the min-sum algorithm [SI. For both approaches, however, it is not clear 
when scaling results in a significant performance gain and it is quite 
heuristic to determine the optimal scaling factor. 
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